View SY87700LSI_6725334.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

sy87700l 1 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 description features sy87700l industrial temperature range (?0 c to +85 c) 3.3v power supply sonet/sdh/atm compatible clock and data recovery from 32mbps up to 175mbps nrz data stream, clock generation from 32mbps to 175mbps two on-chip plls: one for clock generation and another for clock recovery selectable reference frequencies differential pecl high-speed serial i/o line receiver input: no external buffering needed link fault indication 100k ecl compatible i/o complies with bellcore, itu/ccitt and ansi specifications for applications such as oc-1 and oc-3 as well as proprietary applications available in 32-pin epad-tqfp and 28-pin epad soic packages (28-pin soic is available, but is not recommended for new designs.) the sy87700l is a complete clock recovery and data retiming integrated circuit for data rates from 32mbps up to 175mbps nrz. the device is ideally suited for sonet/sdh/atm applications and other high-speed data transmission systems. clock recovery and data retiming is performed by synchronizing the on-chip vco directly to the incoming data stream. the vco center frequency is controlled by the reference clock frequency and the selected divide ratio. on-chip clock generation is performed through the use of a frequency multiplier pll with a byte rate source as reference. the sy87700l also includes a link fault detection circuit. all support documentation can be found on micrel? web site at www.micrel.com. 3.3v 32-175mbps anyrate clock and data recovery applications sonet/sdh/atm oc-1 and oc-3 fast ethernet, smpte 259 proprietary architecture up to 175mbps anyrate is a registered trademark of micrel, inc. rev.: e amendment: /0 issue date: august 2005 phase detector phase/ frequency detector charge pump vco charge pump vco link fault detector divider by 8, 10, 16, 20 refclk cd rdinn rdinp pllr p/n clksel rdoutp rclkp rclkn rdoutn lfin freqsel 1/2/3 plls p/n divsel 1/2 sy87700l tclkp tclkn v cc v cca v cco gnd 1 0 (pecl) (pecl) (ttl) (ttl) (pecl) (ttl) (pecl) (pecl) (ttl) (ttl) 0 1 phase/ frequency detector block diagram
sy87700l 2 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 package/ordering information ordering information (1) package operating package part number type range marking sy87700lzi (1) z28-1 industrial sy87700lzi sy87700lhi h32-1 industrial sy87700lhi SY87700LSI s28-1 industrial SY87700LSI note: 1. not recommended for new designs. pllsp tclkn 18 11 pllsn clksel 17 12 gnd pllrp 16 13 gnd pllrn 15 14 1 vcca lfin divsel1 rdinp rdinn freqsel1 refclk freqsel2 freqsel3 n/c 28 vcc cd divsel2 rdoutp rdoutn vcco rclkp rclkn vcco tclkp 27 26 25 24 23 22 21 20 19 2 3 4 5 6 7 8 9 10 28-pin soic (z28-1) 28-pin epad soic (s28-1) vcc vcca vcca lfin divsel1 vcc cd divsel2 gnd gnd gnda pllsn pllsp pllrn pllrp clksel rdoutp rdoutn vcco rclkp rclkn vcco tclkp tclkn nc rdinp rdinn freqsel1 refclk freqsel2 freqsel3 nc 32 31 30 29 28 27 26 25 9 10111213141516 1 2 3 4 5 6 7 8 24 23 22 21 20 19 18 17 32-pin epad tqfp (h32-1)
sy87700l 3 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 pin number pin number soic tqfp pin name pin function 4 2 rdinp, serial data input (differential pecl): these built-in line receiver inputs are 5 3 rdinn connected to the differential receive serial data stream. an internal receive pll recovers the embedded clock (rclk) and data (rdout) information. the incoming data rate can be within one of five frequency ranges depend- ing on the state of the freqsel pins. see frequency selection table. 7 5 refclk reference clock (ttl inputs): this input is used as the reference for the internal frequency synthesizer and the training frequency for the receiver pll to keep it centered in the absence of data coming in on the rdin inputs. 27 26 cd carrier detect (pecl input): this input controls the recovery function of the receive pll and can be driven by the carrier detect output of optical modules or from external transition detection circuitry. when this input is high the input data stream (rdin) is recovered normally by the receive pll. when this input is low the data on the inputs rdin will be internally forced to a constant low, the data outputs rdout will remain low, the link fault indicator output lfin forced low and the clock recovery pll forced to look onto the clock frequency generated from refclk. 6 4 freqsel1, frequency select (ttl inputs): these inputs select the output clock 8 6 freqsel2, frequency range as shown in the frequency selection table. 9 7 freqsel3 3 32 divsel1, divider select (ttl inputs): these inputs select the ratio between the 26 25 divsel2 output clock frequency (rclk/tclk) and the refclk input frequency as shown in the reference frequency selection table. 17 16 clksel clock select (ttl inputs): this input is used to select either the recovered clock of the receiver pll (clksel = high) or the clock of the frequency synthesizer (clksel = low) to the tclk outputs. 2 31 lfin link fault indicator (ttl output): this output indicates the status of the input data stream rdin. active high signal is indicating when the internal clock recovery pll has locked onto the incoming data stream. lfin will go high if cd is high and rdin is within the frequency range of the receive pll (1000ppm). lfin is an asynchronous output. 25 24 rdoutp, receive data output (differential pecl): these ecl 100k outputs 24 23 rdoutn represent the recovered data from the input data stream (rdin). this recovered data is specified against the rising edge of rclk. 22 21 rclkp, clock output (differential pecl): these ecl 100k outputs represent the 21 20 rclkn recovered clock used to sample the recovered data (rdout). 19 18 tclkp, clock output (differential pecl): these ecl 100k outputs represent 18 17 tclkn either the recovered clock (clksel = high) used to sample the recovered data (rdout) or the transmit clock of the frequency synthesizer (clksel = low). 11 9 pllsp, clock synthesis pll loop filter. external loop filter pins for the clock 12 10 pllsn synthesis pll. 16 15 pllrp, clock recovery pll loop filter. external loop filter pins for the receiver 15 14 pllrn pll. 27, 28, v cc supply voltage (1) 1 29, 30 v cca analog supply voltage (1) 20, 23 19, 22 v cco output supply voltage (1) 13, 14 12, 13 gnd ground 10 1, 8 nc no connect note: 1. v cc , v cca , v cco must be the same value. pin descriptions
sy87700l 4 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 functional description clock recovery clock recovery, as shown in the block diagram generates a clock that is at the same frequency as the incoming data bit rate at the serial data input. the clock is phase aligned by a pll so that it samples the data in the center of the data eye pattern. the phase relationship between the edge transitions of the data and those of the generated clock are compared by a phase/frequency detector. output pulses from the detector indicate the required direction of phase correction. these pulses are smoothed by an integral loop filter. the output of the loop filter controls the frequency of the voltage controlled oscillator (vco), which generates the recovered clock. frequency stability without incoming data is guaranteed by an alternate reference input (refclk) that the pll locks onto when data is lost. if the frequency of the incoming signal varies by greater than approximately 1000ppm with respect to the synthesizer frequency, the pll will be declared out of lock, and the pll will lock to the reference clock. the loop filter transfer function is optimized to enable the pll to track the jitter, yet tolerate the minimum transition density expected in a received sonet data signal. this transfer function yields a 30 s data stream of continuous 1's or 0's for random incoming nrz data. the total loop dynamics of the clock recovery pll provides jitter tolerance which is better than the specified tolerance in gr-253-core. lock detect the sy87700l contains a link fault indication circuit which monitors the integrity of the serial data inputs. if the received serial data fails the frequency test, the pll will be forced to lock to the local reference clock. this will maintain the correct frequency of the recovered clock output under loss of signal or loss of lock conditions. if the recovered clock frequency deviates from the local reference clock frequency by more than approximately 1000ppm, the pll will be declared out of lock. the lock detect circuit will poll the input data stream in an attempt to reacquire lock to data. if the recovered clock frequency is determined to be within approximately 1000ppm, the pll will be declared in lock and the lock detect output will go active.
sy87700l 5 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 characteristics performance the sy87700l pll complies with the jitter specifications proposed for sonet/sdh equipment defined by the bellcore specifications: gr-253-core, issue 2, december 1995 and itu-t recommendations: g.958 document, when used with differential inputs and outputs. input jitter tolerance input jitter tolerance is defined as the peak-to-peak amplitude of sinusoidal jitter applied on the input signal that causes an equivalent 1db optical/electrical power penalty. sonet input jitter tolerance requirement condition is the input jitter amplitude which causes an equivalent of 1db power penalty. figure 1. input jitter tolerance oc/sts-n f0 f1 f2 f3 ft level (hz) (hz) (hz) (khz) (khz) 3 10 30 300 6.5 65 15 1.5 0.40 f0 f1 f2 f4 ft sinusoidal input jitter amplitude (ui p-p) frequency -20db/decade -20db/decade a figure 2. jitter transfer oc/sts-n fc p level (khz) (db) 3 130 0.1 0.1 -20 fc jitter transfer (db) fre q uenc y -20db/decade acceptable range jitter transfer jitter transfer function is defined as the ratio of jitter on the output oc-n/sts-n signal to the jitter applied on the input oc-n/sts-n signal versus frequency. jitter transfer requirements are shown in figure 2. jitter generation the jitter of the serial clock and serial data outputs shall not exceed .01 u.i. rms when a serial data input with no jitter is presented to the serial data inputs.
sy87700l 6 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 frequency selection table freqsel1 freqsel2 freqsel3 f vco /f rclk f rclk data rates (mbps) 0 1 1 6 125 - 175 1 0 0 8 94 - 157 1 0 1 12 63 - 104 1 1 0 16 47 - 78 1 1 1 24 32 - 52 01 0 undefined 00x (2) undefined notes: 1. sy87700l operates from 32-175mhz. for higher speed applications, the sy87701l operates from 32mhz to 1250mhz. 2. x is a don't care. reference frequency selection divsel1 divsel2 f rclk /f refclk 00 8 01 10 10 16 11 20 loop filter components (1) r5 c3 pllsp pllsn sonet wide range r6 = 50 ? r6 = 680 ? c4 = 1.0 f (x7r dielectric) c4 = 0.47 f (x7r dielectric) r6 c4 pllrp pllrn note: 1. suggested values. values may vary for different applications. sonet wide range r5 = 80 ? r5 = 350 ? c3 = 1.5 f (x7r dielectric) c3 = 0.47 f (x7r dielectric)
sy87700l 7 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 absolute maximum ratings (1) supply voltage (v cc ) .................................. 0.5v to +7.0v input voltage (v in ) ......................................... 0.5v to v cc output current (i out ) continuous ............................................................. 50ma surge .................................................................... 100ma lead temperature (soldering, 10 sec.) ..................... 270 c storage temperature (t s ) ....................... 65 c to +150 c operating ratings (2) supply voltage (v cc ) .............................. +3.15v to +3.45v ambient temperature (t a ) ......................... 40 c to +85 c package thermal resistance (3) epad soic ( ja ) (5) ................................................... 27.3 c/w soic ( ja ) (4) ..................................................................... 80 c/w epad tqfp ( ja ) (5) 0lfpm airflow ................................................. 27.6 c/w 200lfpm airflow ............................................. 22.6 c/w 500lfpm airflow ............................................. 20.7 c/w symbol parameter condition min typ max units v cc power supply voltage 3.15 3.3 3.45 v i cc power supply current 170 230 ma dc electrical characteristics v cc = v cco = v cca = 3.3v 5%; t a = 40 c to +85 c; unless noted. symbol parameter condition min typ max units v ih input high voltage v cc 1.165 v cc 0.880 v v il input low voltage v cc 1.810 v cc 1.475 v v oh output high voltage 50 ? to v cc 2v v cc 1.075 v cc 0.830 v v ol output low voltage 50 ? to v cc 2v v cc 1.860 v cc 1.570 v i il input low current v in = v il (min) 0.5 a pecl 100k dc electrical characteristics v cc = v cco = v cca = 3.3v 5%; t a = 40 c to +85 c; unless noted. symbol parameter condition min typ max units v ih input high voltage 2.0 v cc v v il input low voltage 0.8 v v oh output high voltage i oh = 0.4ma 2.0 v v ol output low voltage i ol = 4ma 0.5 v i ih input high current v in = 2.7v, v cc = max. 125 a v in = v cc , v cc = max. +100 a i il input low current v in = 0.5v, v cc = max. 300 a i os output short circuit current v out = 0v (maximum 1 sec) 15 100 ma notes: 1. permanent device damage may occur if absolute maximum ratings are exceeded. this is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. exposure to absolute maximum ratings conditions for extended periods may affect device reliability. 2. the data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. airflow of 500lfpm recommended for 28-pin soic. 4. 28-pin soic package is not recommended for new designs. 5. using jedec standard test boards with die attach pad soldered to pcb. see www.amkor.com for additional package details. ttl dc electrical characteristics
sy87700l 8 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 v cc = v cco = v cca = 3.3v 5%; t a = 40 c to +85 c; unless noted. symbol parameter condition min typ max units f vco vco center frequency f refclk byte rate 750 1250 mhz ? f vco vco center frequency tolerance nominal 5 % t acq acquisition lock time 15 s t cpwh refclk pulse width high 4 ns t cpwl refclk pulse width low 4 ns t ir refclk input rise time 0.5 2 ns t odc output duty cycle (rclk/tclk) 45 55 % of ui t r , t f ecl output rise/fall time 50 ? to v cc 2v 100 500 ps (20% to 80%) t skew recovered clock skew 200 +200 ps t dv data valid 1/(2 f rclk ) 200 ps t dh data hold 1/(2 f rclk ) 200 ps ac electrical characteristics timing waveforms t cpwl t cpwh rdout rclk refclk t odc t odc t skew t dv t dh
sy87700l 9 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 32-pin application example 1 2 3 4 5 6 7 8 24 23 22 21 20 19 18 17 nc rdinp rdinn freqsel1 refclk freqsel2 freqsel3 nc rdoutp rdoutn vcco rclkp rclkn vcco tclkp tclkn 9 10 11 12 13 14 15 16 clksel pllrp pllrn vee vee veea pllsn pllsp 32 31 30 29 28 27 26 25 divsel2 cd vcc vcc vcca vcca lfin divsel1 sw1 1 2 3 4 5 6 v cc r12 q1 2n2222a led d2 v ee r1 c1 7 diode d1 1n4148 r10 r3 r4 r5 r6 r7 r8 r9 c3 r2 c2 c4 r11 1k ? cd divsel2 divsel1 clksel v ee r13 v cc v cc ferrite bead blm21a102 l3 c5 22 f c6 0.1 f c7 6.8 f c8 6.8 f c9 6.8 f gnd l2 l1 v cco (+2v) c11 0.1 f c13 0.1 f c15 0.1 f c12 0.01 f c14 0.01 f c16 0.01 f c10 6.8 f c17 0.1 f c18 0.01 f v ee c19 1.0 f c20 0.1 f c21 0.01 f v cc (+2v) v cca (+2v) v ee ( 1.3v) v eea ( 1.3v) gnd c1 = c2 = 0.47 f r1 = 820 ? r2 = 1.2k ? r3 through r10 = 5k ? r12 = 12k ? r13 = 130 ? note: c3, c4 are optional.
sy87700l 10 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 28-pin application example sw1 gnd 123456 divsel1 vcc rdoutp 1 2 3 4 5 12 6 11 7 10 8 9 divsel2 rdinp lfin rdinn vcca freqsel1 refclk cd rdoutn vcco rclkp rclkn freqsel2 17 18 19 20 21 22 23 24 25 26 27 28 pllsp pllsn n/c freqsel3 vcco tclkp tclkn clksel 13 16 gnd pllrp 14 15 gnd pllrn c3 r5 80 ? 1.5 f gnd c4 r6 50 ? 1.0 f v cc v cc gnd r2 r1 r3 r4 c9 0.1 f c8 22 f c7 0.1 f c6 22 f ferrite bead blm21a102 fb1 (r17 - r22) 5k ? x 6 diode d1 1n4148 c14 0.1 f c15 c16 c17 c18 c19 0.1 f 0.1 f 0.1 f 0.1 f 0.1 f r11 r12 r13 r14 r15 r16 capacitor pads (1206 format) rdin c1 c2 0.1 f c13 14 8 1 7 120 ? r21 v cc nc dpdt slide switch refclk (ttl) loop filter network v cc stand off r7 1k ? xtal oscillator if v cc = +3.3v: r9 through r14 = 220 ? see table 1 j1 v cc r8 130 ? led d2 gnd pin 1 (vcca) pin 28 (vcc) pin 23 (vcco) pin 20 (vcco) c5 c10 c11 c12 0.1 f 0.1 f 0.1 f 0.1 f v cc for ac-coupling only for dc mode only c1 = c2 = 0.1 f c1 = c2 = shorted r1 = r2 = 680 ? r1 = r2 = 130 ? r3 = r4 = 1k ? r3 = r4 = 82 ?
sy87700l 11 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 bill of materials (32-pin epad-tqfp) item part number manufacturer description qty c1, c2 ecu-v1h104kbw panasonic 0.47 f ceramic capacitor, size 1206 2 x7r dielectric, loop filter, critical c3, c4 ecu-v1h104kbw panasonic 0.47 f ceramic capacitor, size 1206 2 x7r dielectric, loop filter, optional c5 ecs-t1ed226r panasonic 22 f tantalum electrolytic capacitor, size d 1 c6 ecu-v1h104kbw panasonic 0.1 f ceramic capacitor, size 1206 1 x7r dielectric, power supply decoupling c7, c8, c9, c10 ecs-t1ec685r panasonic 6.8 f tantalum electrolytic capacitor, size c 4 c19 ecj-3yb1e105k panasonic 1.0 f ceramic capacitor, size 1206 1 x7r dielectric, veea decoupling c11, c13 ecu-v1h104kbw panasonic 0.1 f ceramic capacitor, size 1206 1 x7r dielectric, vcco/vcc decoupling c15, c17 ecu-v1h104kbw panasonic 0.1 f ceramic capacitor, size 1206 1 x7r dielectric, vcca/veea decoupling c20 ecu-v1h104kbw panasonic 0.1 f ceramic capacitor, size 1206 1 x7r dielectric, veea decoupling c12, c14 ecu-v1h103kbw panasonic 0.01 f ceramic capacitor, size 1206 1 x7r dielectric, vcco/vcc decoupling c16, c18 ecu-v1h103kbw panasonic 0.01 f ceramic capacitor, size 1206 1 x7r dielectric, vcca/veea decoupling c21 ecu-v1h103kbw panasonic 0.01 f ceramic capacitor, size 1206 1 x7r dielectric, veea decoupling d1 1n4148 diode 1 d2 p300-nd/p301-nd panasonic t-1 3/4 red led 1 j1, j2, j3, j4, j5 142-0701-851 johnson gold plated, jack, sma, pcb mount 12 j6, j7, j8, j9, components j10, j11, j12 l1, l2, l3 blm21a102f murata ferrite beads, power noise suppression 3 q1 nte123a nte 2n2222a buffer/driver transistor, npn 1 r1 820 ? resistor, 2%, size 1206 1 loop filter component, critical r2 1.2k ? resistor, 2%, size 1206 1 loop filter component, critical r3, r4, r5, r6 5k ? pull-up resistors, 2%, size 1206 8 r7, r8, r9, r10 r11 1k ? pull-down resistor, 2%, size 1206 1 r12 12k ? resistor, 2%, size 1206 1 r13 130 ? pull-up resistor, 2%, size 1206 1 sw1 206-7 cts spst, gold finish, sealed dip switch 1
sy87700l 12 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 rev. 02 28 lead soic .300" wide (z28-1) note: the 28 lead soic package is not recommended for new designs.
sy87700l 13 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 top view end view bottom view detail "a" rev .01 28 lead epad soic .300" wide (s28-1) package ep- exposed pad die compside island heat dissipation heavy copper plane heavy copper plane v ee v ee heat dissipation pcb thermal consideration for 28-pin epad-soic package
sy87700l 14 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 32 lead epad tqfp (die up) (h32-1) rev. 01 package ep- exposed pad die compside island heat dissipation heavy copper plane heavy copper plane v ee v ee heat dissipation pcb thermal consideration for 32-pin epad-tqfp package
sy87700l 15 micrel, inc. m9999-080305 hbwhelp@micrel.com or (408) 955-1690 appendix a layout and general suggestions 1. establish controlled impedance stripline, microstrip, or co-planar construction techniques. 2. signal paths should have, approximately, the same width as the device pads. 3. all differential paths are critical timing paths, where skew should be matched to within 10ps. 4. signal trace impedance should not vary more than 5%. if in doubt, perform tdr analysis of all high-speed signal traces. 5. maintain compact filter networks as close to filter pins as possible. provide ground plane relief under filter path to reduce stray capacitance. be careful of crosstalk coupling into the filter network. 6. maintain low jitter on the refclk input. isolate the xtal oscillator from power supply noise by adequately decoupling. keep xtal oscillator close to device, and minimize capacitive coupling from adjacent signals. 7. higher speed operation may require use of fundamental-tone (third-overtone typically have more jitter) crystal based oscillator for optimum performance. evaluate and compare candidates by measuring txclk jitter. 8. evaluate asic and fpga refin source clocks with suitable jitter analysis equipment, such as tds11801 tektronix dso oscilloscope, or wavecrest dts2077 time interval analyzer. 9. all unused outputs require termination. micrel, inc. 1849 fortune drive san jose, ca 95131 usa tel + 1 (408) 944-0800 fax + 1 (408) 474-1000 web http://www.micrel.com the information furnished by micrel in this data sheet is believed to be accurate and reliable. however, no responsibility is a ssumed by micrel for its use. micrel reserves the right to change circuitry and specifications at any time without notification to the customer. micrel products are not designed or authorized for use as components in life support appliances, devices or systems where malfu nction of a product can reasonably be expected to result in personal injury. life support devices or systems are devices or systems that (a) are intend ed for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant inj ury to the user. a purchaser s use or sale of micrel products for use in life support appliances, devices or systems is at purchaser s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. ? 2005 micrel, incorporated.

▲Up To Search▲

Price & Availability of SY87700LSI

	To Download SY87700LSI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .